The location of a printed edge can be controlled to a fineness that is two orders of magnitude smaller than the design grid, if a slight displacement of the pattern can be tolerated. The essence of this asymmetric subgrid biasing technique is the crenelation of two edges of a pattern into different periods. Fractional arithmetic results in a bias increment that much smaller than that can be achieved with halftone biasing.
INTRODUCTION
As circuit dimension shrinks the mask design grid (Li) decreases accordingly. The need to tightly control across-chip linewidth variation (ACLV) by optical proximity correction (OPC)'6 puts further pressure on the design grid. OPC by biasing is direct and effective7; but the adjustment fineness is limited by the grid size L. Suppose a mask feature of nominal effective dimension W* , as shown in Fig. 1 (a) , needs to be widened, the amount of widening is not arbitrary. It is restricted to integer multiples of L\. With the least amount of bias (z) , the printed pattern has a width of W + L\ (assuming a linear replication process) , and the center of the printed pattern is shifted by L/2. If no pattern placement error should be introduced by biasing, the original feature must be biased equally on both edges, resulting in a bias increment of 2L, as shown in Fig. 1(b) . In the printing of small features such that the mask error factor (MEF)8 is greater than unity, the bias fineness is further reduced by the mask error factor.t For a gate CD control requirement of 5 nm for the 70 nm generation, the design grid approaches 1 nm (1X) .
A small design grid decreases mask-making throughput. Using raster-scanned exposure tools with traditional writing techniques, a mask with 200 nm-DRAM patterns and a 10 nm (1X) grid size takes 20 hours to write.10 The mask-writing time increases quadratically with decreasing design grid. Extrapolation to a 1 nm grid means that a mask takes 2000 hours to write. The multipass gray (MPG)" writing method improves throughput by a factor of four; but the quadratic dependence remains. For raster-scan maskwriting systems, it is desirable to write a mask with a larger design grid (Li) and achieve the effect of a smaller grid size. E-mail: A. K. W.-awong©eee.hku.hk; L. W. L.-lliebman©us.ibm.com *The effective mask feature size is defined as the reticle dimension divided by the exposure system reduction factor. All sizes in this paper refer to the 1X effective dimension.
tA mask error factor of one is assumed in this paper. 
HALFTONE BIASING
The halftone technique'2 can be used to relax pixel size limitations. The method is analogous to halftone printing.'3 Since the exposure system acts as a low-pass filter, the theoretical pitch resolution limit is14 A PminNA(l+) (1) where A is the illumination wavelength, NA is the numerical aperture, a is the partial coherence factor, and Pmin 5 the theoretical minimum pitch resolvable by the exposure system. Features with spatial periods less than NA(1+a) are not resolved; only the average transmittance is imaged. Suppose an edge of a line is segmented, as shown in Fig. 2 , into units of period n/ on the reticle, the detail crenelation of this edge is not observed in the image. Only the fill ratio is transmitted, resulting in a feature wider by L\. The edge can thus be biased in increments of app where &pp ]S the apparent grid size. For biasing without introduction of placement shift, the apparent grid size is
The bias increment becomes finer by increasing n. But the apparent grid cannot be made arbitrarily small because the exposure system begins to resolve the small pixels when n becomes too large. To hide the details of the crenelation, the segmentation period (nL) must be less than the limit expressed in Eq. (1). The upper-bound umax is A 1 umax NA(1+a) (2) where the square brackets denote the largest integer not exceeding the value of the delimited expression. 
ASYMMETRIC SUBGRID BIASING
The ability to reduce the apparent grid to a tenth of the design grid is an improvement, but further refinement can be made if a slight displacement of the pattern is tolerable. If the two edges of a line are segmented into different periods, an apparent grid much finer than that can be individually achieved is possible. Let us illustrate by the example shown in Fig. 3 . The mask feature is biased by segmenting the left edge with a period of 2L (flieft 2) and the right edge with a period of 5z (flright 5). In Fig. 3(a) , the left edge is crenelated by writing one pixel out of two, giving a fill ratio of 1/2. The fill ratio of the right edge is 1/5. As a result, the edge is biased wider by
+=
To narrow the feature by L/1O, the edges can be crenelated according to Fig. 3(b) . The bias increment is L\/1O.
In the general situation, as shown in Fig. 4 , where the right edge is segmented with a pitch of right and a fill ratio of a/nright, and the left edge has a crenelation period of Th1eftL and a fill ratio of b/flleft, the edge is biased by
Because of fractional arithmetic, such segmentation results in an apparent grid of 'app V1eft, right] where the square brackets denote the least common multiple (LCM) of 1eft and right 1 ieft and right are relative primes, app -
Note that with this type of biasing, the center of the pattern will shift in general. A design grid of 20 nm, an exposure system with A = 248 nm, NA = 0.68, and a = 0.8 are assumed. 
TECHNIQUES COMPARISON
The capabilities of the three biasing techniques discussed above are listed in Table 1 . If pattern correction should not introduce any placement error, simple biasing gives a 2L increment, and the halftone method results in a 2L/flmax control. Asymmetric subgrid biasing is not applicable. If a slight pattern shift is allowed, the apparent grids for simple and halftone biasing are halved, and the fineness of asymmetric subgrid biasing is n(1) The difference between these techniques is illustrated graphically in Fig. 5 .
DISCUSSION
Asymmetric subgrid biasing offers superior biasing capability compared with existing techniques. Similar to other resolution enhancement techniques, however, there are many technical and logistic issues to address before the method can be implemented in manufacturing. Writing the fine pixels, as well as mask metrology and inspection, are problems that need to be solved. Logistics such as data volume and algorithms for efficient implementation are also concerns. The established OPC infrastructure can serve as the foundation for its implementation.
